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Abstract
In this paper, we report a detailed study of the negative capacitance ﬁeld effect transistor
(NCFET). We present the condition for the stabilization of the negative capacitance to achieve
the voltage ampliﬁcation across the active layer. The theory is based on Landauʼs theory of
ferroelectrics combined with the surface potential model in all regimes of operation. We
demonstrate the validity of the presented theory on experimental NCFETs using a gate stack
made of P(VDF-TrFE) and SiO2. The proposed analytical modeling shows good agreement with
experimental data.
Keywords: ferroelectric, polarization, minor loops, negative capacitance, surface potential, NC-
FET, P(VDF-TrFE)
(Some ﬁgures may appear in colour only in the online journal)
1. Introduction
Salahuddin suggested that the ferroelectric transistor could
provide a new mechanism to amplify the surface potential
above the gate voltage due to the negative capacitance effect
[1, 2]. Several experiments showed proof of negative capa-
citance in ferroelectric materials [3, 4]. Recent studies pro-
pose a non-hysteretic behavior of negative capacitance FET
with a subthreshold slope less than 30 mV/dec, but the device
is only in the simulation state [5]. Recently ferroelectric
transistors were reported with under-thermal characteristics
that presented [6] both hysteretic and non-hysteretic negative
capacitance behaviors [7–9]. The difference between the
reported devices and the transistor proposed by Salahuddin
[1] is the insertion of a linear dielectric as a buffer layer due
to the diffusion of the ferroelectric into the silicon [10]. We
should clarify that the surface potential enhancement due to
the ferroelectric’s negative capacitance effect is entirely dif-
ferent from the amplifying effect on the tunneling current
through the gate oxide as a result of the presence of a ferro-
electric layer in tunneling read-only memory devices [11–13].
The ferroelectric stability condition to obtain the negative
capacitance effect for this kind of device has not previously
been reported. This work describes the physical explanation
of the stability condition, setting its boundaries based on the
electrical and physical properties of the materials. The con-
dition is obtained based on the basic Maxwell [14] charge
equations and Tsividis model of the MOS transistor [15]. The
stated stability condition is then validated with measurements
on fabricated devices that illustrated voltage ampliﬁcation and
hysteresis at the same time. Based on the presented theory, a
complete set of equations is reported to design a negative
capacitance transistor.
2. Theoretical condition to obtain negative
capacitance
In this section, we demonstrate the analytical modeling of the
metal–ferroelectric–oxide–silicon ﬁeld effect transistor and
derive the theoretical condition for the occurrence of negative
capacitance. The device is schematically depicted in ﬁgure 1,
where the gate dielectric of a conventional MOSFET is
replaced by a stack of a linear and ferroelectric dielectric.
Each layer can be deﬁned as a single capacitor so that the
entire gate stack can be considered as an in-series
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combination of capacitors (ﬁgure 1). The ferroelectric layer
has been considered ideal, and the formation of the dead layer
at the interface with the electrode is neglected in our calcu-
lations [16]. Regarding the equivalent circuit that is depicted
in ﬁgure 2,
V V V , 1g Fe ox s ( )y= + +
where Vg is the gate voltage, VFe and Vox are the voltage drop
over ferroelectric and linear dielectrics and sy is the silicon
surface potential. We will consider the case that there are no
trapped charges on the SiO PVDF2 - interface [13]. Thus,
the electric displacement is conserved [17], which can be
expressed as:
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where DFe and Dox are the displacements of the ferroelectric
and oxide respectively, EFe and Eox are the electric ﬁeld inside
the ferroelectric and oxide thin ﬁlms, P is the ferroelectric
polarization, tFe and tox are the ferroelectric and oxide
thicknesses, kox is the relative permittivity of the oxide, and 0
is the vacuum permittivity. By substituting the voltage drop
across the linear oxide from equation (1), the ferroelectric
polarization can be calculated as follows:
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Equation (3) represents the charge stability of the system
in a certain gate voltage. In order for the negative capacitance
to occur, the slope of the charge line that is deﬁned by
equation (3) must be smaller than the negative slope of the
ferroelectric polarization as presented in ﬁgure 2.
In the case of ﬁgure 2(a), the charge line intersects the
polarization at only one point, and the entire system is stable,
contrary to the case of ﬁgure 2(b) where the charge line
intersects the polarization curve at three points, resulting in
instability and hysteresis. Hence, for the stable operation of a
negative capacitance device, the slope of the Δ must be
smaller than the negative slope of the ferroelectric
polarization.
In order to calculate the slope of the charge line, we must
express the surface potential with respect to the ferroelectric
voltage. Due to the fact that the surface potential cannot be
expressed mainly by a unique compact analytical expression
in all regions of operation, we study the MOS transistor in
different regions. We start with strong inversion; the surface
potential in strong inversion has an almost constant value of
2 6s F ty f f@ + , where Ff is the Fermi potential and tf is the
thermal voltage. By considering the equation (3), the charge
Figure 1. (left) Generic ferroelectric transistor; (right) equivalent scheme of the device capacitance. The ferroelectric capacitance and the
silicon capacitance are bias- dependent.
Figure 2. Charge line intersecting the polarization. (a) The condition for the negative capacitance is fulﬁlled. In (b), the condition for negative
capacitance does not appear, and we encounter hysteresis [15].
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line can be stated as
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The slope of the charge line at a gate voltage that sets the
transistor in the strong inversion will be
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In the case of weak inversion, the surface potential can be
approximated by a linear function [17]. The slope of the
surface potential with reference to the gate voltage can be
calculated as
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where γ is the body factor.
The surface potential varies from Ff to 2 Ff in the weak
inversion region. Therefore, the n does not vary greatly, and
we can approximate it by an average surface potential value.
Thus, we will have an average slope at 3 2s F( )y f= ,
n 1
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With this approximation, the surface potential has a lin-
ear dependence on the gate voltage. Returning to equation (3),
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Equation (9) describes the charge line for an NC-MOS
transistor that is biased in weak inversion. The slope of the
charge line can be expressed as
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This last result shows that the slope of the charge line is
not constant regarding the gate voltage which means the slope
of the charge line is inﬂuenced by the slope of the surface
potential. The slope of the charge line decreases as the n1
parameter increases, implying that having a steep slope
transistor is constituted as an advantage in achieving negative
capacitance. The n1 parameter depends on the fabrication
criteria.
In depletion, the surface potential cannot be approxi-
mated by a linear function and the charge line becomes a
second-degree equation. Again, the important factor is the
slope of the parabola. To have continuity, the slope of the
charge line that depends on the gate voltage must be con-
tinuous and monotonic. Thus, we can state that the charge line
slope is high in the depletion region, lowers gradually in weak
inversion, and increases again in the inversion region.
As previously mentioned, to have a successful negative
capacitance MOSFET, the slope of the charge line must be
smaller than the negative slope of the polarization (ﬁgure 2).
Next we will calculate the negative part of the ferroelectric
S-shape polarization. The S-shape hysteresis is deﬁned
according to Landau’s theory [18]:
E T T P B T P , 110 c 3( ) ( ) ( )a= - +
where 0a and B T( ) are material parameters, Tc is the
ferroelectric Curie temperature and T is the temperature. In
order to calculate the negative slope of the polarization, we
will consider the ﬁrst order approximation in this region. The
polarization has a value near zero in the negative capacitance
zone which allows us to neglect the P3 term compared with
the ﬁrst order term,
E T T P. 120 c( ) ( )a= -
Hence, the derivation of the ferroelectric polarization in
the negative region is:
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We can state theoretically that the negative capacitance
appears only in weak inversion where the slope of the charge
line is minimum. Therefore, we report the mathematical
condition to obtain the negative capacitance effect in metal–
ferroelectric–oxide–semiconductor FETs,
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where q N t2 s A ox ox( ) g = , N nlnt iF A( )f f= , and n is
presented in equation (7). With this algorithm, we have given
a complete set of equation to design a negative capacitance
ferroelectric MOS transistor. The following parameters (tox,
tFe, NA, 0a , Tc, and ox ) should be considered for a successful
design.
The slope of the charge line in an NC-FET varies with
the gate voltage. In the case that the slope of the charge line
and the negative slope of the ferroelectric polarization are
close, the stability of the system is not consistent for all gate
voltages. Once the slope of the charge line attains the ferro-
electric polarization slope, the system reaches equilibrium and
the negative capacitance effect appears. Further increasing the
gate voltage leads the system to instability as the slope of the
charge line exceeds the slope of the ferroelectric polarization.
The variation of this slope and the possibility of obtaining
hysteresis and the negative capacitance effect is qualitatively
demonstrated in ﬁgure 3. It can be seen that devices with a
larger surface potential derivative (subthreshold slope closer
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to 60 mV/dec) have a larger zone where the negative capa-
citance effect can be observed.
The obtained gain of the Fe-FET can be also calculated
based on the negative slope of the polarization ( P Ed d Fe) and
the subthreshold slope of the series MOS transistor under the
ferroelectric layer (considering the Fe-FET as a ferroelectric
capacitor in series with a conventional MOSFET) [19]. The
ampliﬁcation effect of the ferroelectric depends on the 0a
parameter, high ampliﬁcation corresponds to low 0a . In
addition to ampliﬁcation, the negative capacitance stability
also depends on this parameter, higher 0a corresponds to the
wider zone of negative capacitance. The condition of the
stability highly depends on the ferroelectric material proper-
ties and the electrical characteristic of the corresponding MOS
transistor. This could be the main reason that many trials for
measuring negative capacitance had failed [20].
3. Experimental veriﬁcation
We have veriﬁed the stated condition in our fabricated devi-
ces [7].The gate stack is composed of P VDF TrFE( )- 70:30
and a thin layer of SiO2. Between these two insulators, a layer
of Al was introduced to provide access to the internal contact.
A thin layer of Al O2 3 was formed during Al deposition. The
TEM image of the gate cross section is demonstrated in
ﬁgure 4.
The polarization curve and its derivative regarding the
ferroelectric ﬁeld are presented in ﬁgure 5. The Al O2 3 layer
was taken into consideration for the polarization extraction.
The polarization–voltage hysteresis in ﬁgure 5 is slightly
different compared to other experimental results reported in
the literature [21]. Usually, the P–E diagram of a ferroelectric
capacitor is symmetric [21] while the polarization hysteresis
loop of a ferroelectric ﬁeld effect transistor has an S-like
behavior only in one branch of the hysteresis [22] where the
negative capacitance condition is fulﬁlled, as shown in
ﬁgure 5.
Next, the slope of the PVDF S-shape polarization will be
calculated. The 9.02 10 J m cm V K0 9a = ´ [23] and the
T 355 Kc ◦= [24]. Calculating the negative slope of the
polarization for PVDF,
P
E T T
1
2.0157 10
C
cm V
. 16
0 c
14
( )
( )a
¶
¶ = - = ´
-
Figure 6 demonstrates the measured charge line slope
(continuous line) and the calculated slope of the S-shape
polarization (dotted line). The system is stable where the
slope of the charge line is smaller than the slope of the
polarization. The dotted line represents the threshold imposed
Figure 3. The charge line that changes the slope due to the operation regime of the ferroelectric transistor. (a) The slope of the charge line
changes with the bias but the stability condition remains on the entire range of the applied voltage. (b) The condition for stability is fulﬁlled
only on a small interval of applied voltage so that negative capacitance can be obtained together with hysteresis.
Figure 4. TEM analysis of the device gate stack. The thickness of each layer is depicted in the right image.
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by the ferroelectric material for the system to achieve the
stability as stated in equation (14).
These results prove the stated theory in this paper accu-
rately. Even if the threshold of the ferroelectric does not cover
the whole area of negative capacitance, one can observe that it
covers the zone where the system is stable. After this limit,
noise starts prevailing, and the system exits the stability
regime.
We have stated that the slope of the charge line is
changing according to the derivative of the surface potential
regarding the internal potential. The surface potential was
extracted based on the Tsividis model, and its derivative is
plotted in ﬁgure 7.
Figure 7 shows that the slope of the charge line lowers
signiﬁcantly, if the derivative of the surface potential exceeds
a certain value. In our case, this value is 0.723. A better MOS
with a subthreshold slope closer to the 60 mV/dec thermal
limit has a derivation of the surface potential closer to 1. The
surface potential derivative closer to 1 means that the negative
capacitance zone is extended and providing ampliﬁcation
over multiple decades of the current.
Another question that arises is why we have not obtained
the negative slope of the polarization also on the other side of
the hysteresis. The ferroelectric material must be polarized at
a certain value to have a stable system. Here, we cannot
sufﬁciently polarize the ferroelectric due to the thin oxide that
results from exploring the minor loops of the ferroelectric. An
inconvenience of this fact is that the ferroelectric polarization
curve can shift between two successive measurements
because of the remaining dipoles that are already polarized
from the previous measurement. One can observe the asym-
metry of the polarization curve towards the negative side.
4. Conclusions
In this paper, a negative capacitance condition for a metal–
ferroelectric–oxide–semiconductor FET was presented. The
Figure 5. The ferroelectric polarization extracted from measurements (left) and the polarization derivative with respect to the ferroelectric
ﬁeld (right).
Figure 6. Negative capacitance area where the system reaches
stability. This graph illustrates the condition from equation (14)
applied to the measured device. The continuous line ( P E¶ ¶ ) is the
measured value, and the dotted line is the theoretical threshold limit
calculated from the literature data, equation (16), in order to achieve
negative capacitance. We can observe that above this threshold, the
measurement starts to go into the instability regime and the
ferroelectric pops off the negative capacitance regime.
Figure 7. The surface potential derivative with respect to the internal
potential. The highlighted zone corresponds to the points where we
have obtained negative capacitance. We can clearly observe that the
points that correspond to the negative slope of the polarization
belong to the area where the derivative of the surface potential has a
value higher than 0.723. Better fabricated MOS transistors with a
higher derivative of the surface potential with respect to the internal
voltage will result in a wider area of negative capacitance effect.
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theory was based on a physical model using basic Maxwell’s
equations and the Tsividis model for an MOS transistor. The
condition was veriﬁed on measured Fe-FETs, which pre-
sented negative capacitance together with hysteresis. The
devices were fabricated with an organic ferroelectric where
we could observe voltage ampliﬁcation, and we found an
excellent agreement with the presented theory. A complete set
of equations was presented to design a negative capacitance
transistor.
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